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The impact of metal–oxide–semiconductor processing on strained Si/SiGe device structures has
been examined. Material was grown by gas-source molecular beam epitaxy and ultra low pressure
chemical vapor deposition, with different as-grown surface roughness. The effects of RCA cleaning,
gate oxidation and rapid thermal annealing on this material were studied by atomic force
microscopy ~AFM! and optical profilometry. Certain processes caused reactions common to both
material types, whereas others yielded dissimilar responses. Filtering AFM roughness data of
specific wavelengths enabled the effects of processing on large-scale surface roughness dominated
by the cross-hatching morphology and smaller scale microroughness to be investigated. The results
suggest that as-grown Si/SiGe material quality is not a good indicator of processed device
performance, rather morphological changes which occur during processing must be considered.
© 2002 American Institute of Physics. @DOI: 10.1063/1.1489712#I. INTRODUCTION
In 1965, Gordon Moore successfully predicted that the
performance of integrated circuits would double every
18–24 months. This prediction has largely been achieved in
complementary metal–oxide–semiconductor ~CMOS! tech-
nology through the aggressive scaling of device dimensions
and in particular, an exponential decrease in transistor gate
length with each technology generation. While further per-
formance enhancements remain possible using current Si
technology, increasing design and fabrication costs for new
technology generations may make them prohibitive.1 Thus,
alternative materials with advanced properties for main-
stream applications are actively being sought. The Si/SiGe
material system is presently receiving widespread attention
due to its successful integration into bipolar technology2 and,
with its incorporation into CMOS technology, the promise of
even greater performance advantages compared with conven-
tional Si3,4 without the high costs associated with geometric
scaling. The clear benefit of the strained Si/SiGe system
compared with other advanced material systems is its com-
patibility with conventional Si fabrication techniques. This
has recently led to the addition of strained Si/SiGe as a key
emerging research technology in the 2001 International
Technology Roadmap for Semiconductors.5
There is a 4.2% lattice mismatch between Si and Ge.
When Si is epitaxially grown on relaxed SiGe, the Si be-
a!Electronic mail: sarah.olsen@ncl.ac.uk1290021-8979/2002/92(3)/1298/9/$19.00
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mass in the transport direction.3 By causing the Si to be
strained, band degeneracy is lifted, reducing intervalley scat-
tering and increasing electron mobility. If such a strained Si
layer is used as the electron channel of a field-effect transis-
tor, it would be anticipated that increased mobility would
lead to performance enhancement.3,4
While theoretically predicted mobilities have been dem-
onstrated experimentally in strained Si/SiGe n-channel het-
erojunction modulation-doped field-effect transistor ~MOD-
FET! structures operating at room temperature,6 the
performance of strained Si/SiGe n-channel heterojunction
MOSFETs ~HNMOSFETs! fabricated on both gas-source
molecular beam epitaxy ~GS-MBE! material7 and chemical
vapor deposition ~CVD! material8 has been somewhat lower
than in theory. Since MODFET devices require far less pro-
cessing than MOSFETs, the degradation in HNMOSFET
performance appears to be caused by device fabrication, and
in particular, the difference between MOSFET and MOD-
FET processing.
For all types of MOS surface channel devices, the
Si/SiO2 interface quality is paramount, since it is against this
interface that the inversion layer and carrier conduction oc-
cur and carrier scattering from roughness at the oxide inter-
face is a principal mobility limiting mechanism.9–11 Strained
Si/SiGe buried channel device designs may overcome the
effects of oxide interface scattering, but the loss in transcon-
ductance for a channel further beneath the gate proves domi-
nant and maximum performance advantages are predicted8 © 2002 American Institute of Physics
o AIP license or copyright, see http://ojps.aip.org/japo/japcr.jsp
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der to realize the potential of strained Si/SiGe MOS devices,
precise control of the Si/SiO2 interface, and thus the surface
roughness, is essential.
The present study examines the effects of device pro-
cessing on the surface roughness of strained Si/SiGe MOS
architectures. GS-MBE and ultra low pressure chemical va-
por deposition ~ULPCVD! growth techniques were used to
produce strained Si/SiGe material with differing as-grown
morphology in order to investigate whether the roughness of
as-grown material is a suitable indicator for predicting de-
vice performance. The impact of RCA cleaning, gate oxida-
tion and rapid thermal annealing ~RTA! on surface roughness
of strained Si/SiGe has been studied using atomic force mi-
croscopy ~AFM! and optical surface profiler techniques.
Electrical data on these part processed samples is not avail-
able, but a recent study has suggested that the electrical per-
formance of fully processed devices is influenced by the Si/
SiGe morphology.13
Roughness correlation lengths known to affect conven-
tional Si device mobility can be analyzed using the two di-
mensional ~2D! power spectra of AFM roughness since
roughness is considered isotropic on Si surfaces.14,15 How-
ever, relaxed SiGe exhibits characteristic cross-hatching
roughness that arises due to the misfit dislocation network in
the relaxed alloy and the variation in growth with strain
fluctuations.16–18 These prominent undulations are repeated
through subsequent epitaxial layer growths,19 thus the mor-
phology becomes evident at the Si/SiO2 interface of strained
Si/SiGe surface channel devices. The cross-hatch morphol-
ogy of strained Si/SiGe material has been found to display
anisotropies of both roughness amplitudes and lateral corre-
lation lengths, depending on whether they are measured
along or diagonal to the cross-hatch pattern.19 Therefore fast
Fourier transforms of AFM data, allowing 3D spectral analy-
ses of roughness, were considered more suitable for investi-
gating Si/SiGe material. Signal filtering techniques have ad-
ditionally been employed to differentiate between the effects
of MOSFET processing on large-scale cross-hatching and
roughness at smaller wavelengths likely to affect carrier
transport. The variation in cross-hatch roughness across the
wafers has also been analyzed.
The study found that despite a difference in the as-grown
quality of material produced by GS-MBE and ULPCVD, the
surface roughness of high alloy composition Si/SiGe mate-
rial grown by both methods deteriorated with high thermal
budget processing. Low temperature RCA cleaning did not
lead to such degradation, suggesting that the weak perfor-
mance gains observed in strained Si/SiGe HNMOSFET de-
vices arises from the high thermal budget used during fabri-
cation. The greater performance enhancements of strained
Si/SiGe MODFET devices over conventional Si are consid-
ered to be attributed to the significantly lower thermal budget
required for MODFET fabrication. The results demonstrate
that morphology of as-grown Si/SiGe material is an inad-
equate indicator for predicting surface channel HNMOSFET
device performance, rather the surface roughness following
processing should be considered.Downloaded 18 Jul 2002 to 128.240.229.6. Redistribution subject tII. EXPERIMENTAL DETAILS
The experiments were carried out on two types of Si/
SiGe material. The first wafer was grown using conventional
GS-MBE methods20,21 with fluxes of dilsilane (Si2H6) and
germane (GeH4). The temperature was maintained at 550 °C
throughout growth, and the pressure of the system was in the
range 1025 – 1024 Torr. The as-grown layer structure of the
GS-MBE wafer was measured by transmission electron mi-
croscopy ~TEM! and the alloy composition determined by
x-ray diffraction analysis ~XRD!. An 11.5 nm strained Si
layer was grown on a 1400 nm Si0.67Ge0.33 relaxed virtual
substrate ~VS!. The VS was grown on a graded p2Si12xGex
layer with x gradually increasing from 0 to 0.32. Growth of
the graded alloy and the VS required 27 h. XRD verified that
the VS was 98.9% relaxed. The critical thickness for Si on
relaxed Si0.67Ge0.33 is approximately 10 nm22 and RCA
cleaning ensured that the Si thickness was below this thick-
ness prior to subsequent high temperature processing steps.
The graded p2SixGe12x alloy and the relaxed SiGe VS
of the second wafer used in this study were grown using the
ULPCVD method20 at 550 °C. Although the technique was
carried out at a very low pressure ~roughly 1022 – 1021 Torr!
compared with conventional CVD processes, the pressure is
much higher than that used in GS-MBE, enabling growth in
approximately 4.5 h, significantly less than for the GS-MBE
wafer. A 10 nm strained Si layer @measured by TEM and
secondary ion mass spectroscopy ~SIMS!# was grown above
the VS in the conventional GS-MBE mode at 600 °C. XRD
confirmed that the VS was 99.3% relaxed and that the Ge
composition was 30.3%, in good agreement with the value of
28% obtained using SIMS ~data not shown!.
Samples of the GS-MBE and ULPCVD wafers were
subjected to two RCA cleaning procedures as would be car-
ried out prior to gate oxidation in a standard MOSFET pro-
cess. The first is carried out at the start of fabrication to
remove any surface contaminants. The second is carried out
immediately before the gate oxidation to ensure the removal
of organic and metallic particulates, which may adversely
affect device threshold voltages. The mixing ratios for the
chemicals used in the RCA procedure are shown in Table I.
The primary role of RCA1 is surface particulate removal
using dilute ammonium hydroxide/hydrogen peroxide
(NH4OH/H2O2) etching. A de-ionized ~DI! water rinse was
subsequently carried out, which was superseded by the
RCA2 clean. The dilute hydrochloric acid/hydrogen peroxide
(HCl)/(H2O2) mixture used in RCA2 is effective at control-
ling metallic contamination. RCA2 was followed by an ad-
ditional DI rinse. The second RCA cleaning sequence was
carried out immediately after the first.
TABLE I. Single RCA cleaning procedure.
Process step Chemicals Mixing ratios
1 ~RCA1! H2O:NH4OH:H2O2 5.3:1.4:1.0
2 DlH2O {{{
3 ~RCA2! H2O:HCl:H2O2 6.6:1.0:1.0
4 DlH2O {{{o AIP license or copyright, see http://ojps.aip.org/japo/japcr.jsp
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same size ~one-eighth segments of a 4-in. wafer! to avoid
any differences in the heat distribution across the samples.
Dry furnace oxidations were performed on samples from the
GS-MBE wafer, the ULPCVD wafer and Si control wafers,
all samples having first undergone two RCA cleans, as expe-
rienced by the material during the fabrication of devices.
Details of the oxidation processes are given in Table II. The
overall thermal budget and ambient to which the samples
were exposed are indicated in the sample names. The
O2_high oxidation was carried out in O2 at 800 °C for 120
min. The O2_medium oxidation was carried out at 800 °C for
60 min. In addition, a sample from the ULPCVD wafer un-
derwent a low thermal budget oxidation for 60 min at 750 °C
(O2_low!. The resulting oxide was not etched before mea-
suring roughness because the surface microroughness of thin
oxides, such as those arising from the oxidations performed
in the present experiments, is equivalent to that of the under-
lying Si/SiO2 interface.23 Oxidations were performed in the
absence of HCl and all samples received a 15 min post-
oxidation anneal in N2 at the oxidation temperature. Al-
though the increase in thermal budget from the N2 anneal is
important with respect to strain relaxation in the Si/SiGe
material, the consequential reduction in the interface state
density at the gate oxide interface is considered
worthwhile.24
Samples from ULPCVD material were subjected to the
RTA processes shown in Table III, having first undergone
two RCA cleans. All annealing was carried out for 20 s in
N2. The anneal temperatures are typical of those used to
provide dopant activation for the gate, source and drain
regions of MOS devices. A high thermal budget annealing
process was carried out at 1050 °C (N2_high!, a low thermal
budget annealing process was carried out at 800 °C (N2_low!
and an intermediate thermal budget anneal was performed at
950 °C (N2_medium!.
Control Si grown in the ^100& orientation using the Czo-
chralski method was processed and analyzed simultaneously.
The Si was uniformly B-doped to 0.5–1.0 V cm and mi-
cropolished by the supplier ~International Wafer Service!.
The surface roughness of the samples was analyzed us-
ing a Park Scientific Instruments M5 AFM and a Zygo New-
view 5000 3D optical surface profiler. The calibration of the
TABLE II. Oxidation conditions.
Oxidation process Temperature ~°C! Time ~min! Ambient
O2_high 800 120 O2
O2_medium 800 60 O2
O2_low 750 60 O2
TABLE III. RTA conditions.
RTA process Temperature ~°C! Time ~sec! Ambient
N2_high 1050 20 N2
N2_medium 950 20 N2
N2_low 850 20 N2Downloaded 18 Jul 2002 to 128.240.229.6. Redistribution subject tAFM was performed using an optical grating, and the sur-
face profiler was calibrated using a silicon carbide flat with a
roughness less than 0.2 nm as a standard. The vertical reso-
lution was approximately 0.2 and 0.4 nm for the AFM and
surface profiler, respectively. For all AFM measurements,
several scans around the wafer samples in areas ranging
from 131 mm2 to 40340 mm2 were obtained in order to
study the effects of processing on both large-scale cross-
FIG. 1. Spatial frequency spectra of average rms roughness from all 25
325 mm2 AFM scans of as-grown material: ~a! GS-MBE and ULPCVD
material, ~b! relative roughness of GS-MBE and ULPCVD material.
FIG. 2. Spatial frequency plot of average rms roughness from all
40340 mm2 AFM scans of as-grown, RCA cleaned and oxidized
(O2_medium and O2_high! GS-MBE material.o AIP license or copyright, see http://ojps.aip.org/japo/japcr.jsp
1301J. Appl. Phys., Vol. 92, No. 3, 1 August 2002 Olsen et al.hatching and microroughness on individual cross-hatch peri-
ods. The lateral resolution is determined by the sampling
frequency of the measurement method. Since the AFM was
set up to perform the same number of measurement points in
each scan area, smaller scan areas allowed improved lateral
resolution suitable for assessing roughness at shorter corre-
lation lengths. Larger scan areas provided more detail on
roughness at longer wavelengths, such as cross-hatching.
The profiler was only used to study cross-hatching, therefore
all scans were 40340 mm2. Roughness was assessed in
terms of rms values.
FIG. 3. 131 mm2 AFM images and linescans of strained Si microroughness
on cross-hatch peaks of GS-MBE material: ~a! as-grown, ~b! following RCA
cleaning.Downloaded 18 Jul 2002 to 128.240.229.6. Redistribution subject tIII. RESULTS
ULPCVD material was found to display significantly re-
duced as-grown surface roughness compared with the
GS-MBE material. This difference is highlighted in the spa-
tial frequency spectra of the average rms roughness from all
the 25325 mm2 AFM scans on as-grown GS-MBE and
ULPCVD material, shown in Fig. 1~a!. The frequency bands
were 5% of the total frequency range probed by AFM for
25325 mm2 scan areas. Roughness was clearly dominated
by the low frequency components, attributed to the charac-
teristic cross-hatching morphology. The average roughness
from all scan areas intended to measure cross-hatching was
found to be 40 nm on GS-MBE material and 2.5 nm on
ULPCVD material. Figure 1~b! shows the roughness of the
GS-MBE material relative to ULPCVD material within each
frequency band from the 25325 mm scan areas. The peak in
the second lowest frequency band ~in the wavelength range
1.95 to 3.90 mm! indicated that the principal cross-hatch pe-
riod of ULPCVD material is larger than that of GS-MBE
material.
The results in Fig. 2 show the effect of processing on the
average rms roughness in bands of 5% of the total frequency
range probed by AFM from all the 40340 mm2 areas mea-
sured on the GS-MBE samples. At each frequency band re-
solved, there was a reduction in roughness following RCA
cleaning. The average rms roughness from all the AFM areas
analyzed was found to decrease by 30% following cleaning.
Moreover, the variation in roughness decreased by over 50%
in terms of the standard deviation of the mean value com-
pared with roughness measurements on as-grown material.
The ULPCVD material showed a similar trend. The average
as-grown rms roughness was reduced by 20% following
RCA cleaning, and the variation in roughness was reduced
by approximately 60%.
AFM images of typical 131 mm2 areas on as-grown and
RCA-cleaned GS-MBE material showed a marked differenceFIG. 4. Representative 3D AFM im-
ages of 25325 mm2 areas on Si/SiGe
material indicating the increased
roughness following thermal oxida-
tion: ~a! GS-MBE samples, ~b!
ULPCVD samples.o AIP license or copyright, see http://ojps.aip.org/japo/japcr.jsp
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of ULPCVD material annealed in N2.in surface morphology ~Fig. 3!. These measurements were
taken on cross-hatch peaks and linescans taken across the
scan area are also shown. The degraded image quality in Fig.
3~a! is attributed to the intermittent contact of the cantilever
tip with the strained Si surface ~the AFM was used in contact
mode!. This can occur if the feedback gain of the AFM is set
low; on steep slopes an overshoot can occur as the tip travels
up the slope and an undershoot can occur as the tip travels
down the slope. If the microroughness is very high, this can
lead to streaking of the AFM image, as indicated in Fig. 3~a!.
No such effects were observed in Fig. 3~b!, suggesting a
reduction in strained Si microroughness following RCA
cleaning, as confirmed by the linescan data. The microrough-
ness of simultaneously processed control Si was found to be
below the resolution of the AFM both before and after RCA
cleaning. This suggests that the microroughness of strained
Si was above that of unstrained Si before and after RCA
cleaning.
The effect of oxidation on the average rms roughness
of GS-MBE material from 40340 mm2 AFM scan areas
is shown in Fig. 2. A decrease in roughness following both
the 60 min, 800 °C oxidation (O2_medium! and the 120 min,
800 °C oxidation (O2_high! is evident. The same trend
was observed on 10310 mm2 and 25325 mm2 scan areas
~data not shown!. Compared with RCA-cleaned samples, the
average reduction in rms roughness was almost 50% follow-
ing the O2_medium oxidation and approximately 20%
following the O2_high oxidation. The AFM images revealed
the presence of submicron roughening on all areas measured
on the GS-MBE sample subjected to the O2_high oxidation,
while only one location investigated on the GS-MBE mate-
rial following the O2_medium oxidation displayed such mor-
phology. This led to a greater increase in the variation of
roughness data for the GS-MBE sample subjected to the
O2_medium oxidation than for the O2_high sample. Figure
4~a! shows representative 25325 mm2 3D AFM images of
the GS-MBE material prior to processing and following the
O2_medium and O2_high oxidations. The increase in rough-
ness on the O2_high sample is evident, while the as-grown
and O2_medium samples appear similar. The AFM images
of the degraded morphology on the O2_high sample wereDownloaded 18 Jul 2002 to 128.240.229.6. Redistribution subject tfiltered, allowing roughness only at certain frequency bands
to be observed, and confirmed that the enhanced microrough-
ness was randomly orientated. The oxidized Si control
samples did not display the roughened morphology.
At high temperatures the surface roughness of ULPCVD
material was found to degrade to a larger extent than the
GS-MBE material. The results in Fig. 4~b! show typical
25 325 mm2 3D AFM images of ULPCVD surfaces as-
grown and following oxidation at 800 °C for 60 min and 120
min (O2_medium and O2_high!. The overall rms roughness
recorded by the AFM did not increase to the high levels
observed for GS-MBE material, indicated by the differing
scales in Figs. 4~a! and 4~b!. However, all oxidations on
ULPCVD material, including the lowest thermal budget
O2_low oxidation carried out at 750 °C for 60 min ~not
shown! displayed a notable increase in surface microrough-
ness. There was little apparent difference in the severity of
the microroughness with oxidation condition, contrasting the
GS-MBE material and indicating the case with which the
ULPCVD material degraded. For the O2_medium and
O2_high oxidations, the variation in roughness measured
around the samples was reduced by approximately 20% from
RCA-cleaned values, while only a 2% reduction in the varia-
tion in roughness was recorded following the O2_low oxida-
tion. Further, comparison of Fig. 4~a! with Fig. 4~b! suggests
that the roughness at shorter wavelengths following oxida-
tion was more pronounced for the ULPCVD material than
for the GS-MBE material. The difference in roughness was
observed at wavelengths that could not be quantified from
spectral analyses.
The samples of ULPCVD material subjected to RTA
were used to investigate whether the enhanced microrough-
ness was caused by high temperature or from the oxidation
process itself. The morphology of the annealed samples was
found to degrade in the same manner as the oxidized samples
of ULPCVD material, as shown in the 25325 mm2 3D AFM
images in Fig. 5. However, unlike the oxidized samples,
roughness correlation lengths appeared to decrease with in-
creasing thermal budget. Overall the roughening of UL-
PCVD material at shorter correlation lengths was found to be
greater following RTA than as a result of oxidation.FIG. 6. 10310 mm2 AFM images of
as-grown GS-MBE material highlight-
ing roughness in the region of the
cross-hatch troughs. Roughness at
wavelengths other than those in the
ranges indicated is filtered from the
images.o AIP license or copyright, see http://ojps.aip.org/japo/japcr.jsp
1303J. Appl. Phys., Vol. 92, No. 3, 1 August 2002 Olsen et al.In order to examine roughness at specific wavelengths,
unfiltered and filtered AFM images were compared, as
shown in Fig. 6 for 10310 mm2 scans of the same area on
as-grown GS-MBE material. The filtered scans mask all
roughness wavelengths except those within the range indi-
cated. Figure 6 highlights the presence of roughness along
the cross-hatching direction not visible on unfiltered AFM
images. The roughness occurred mainly in the regions of the
deep troughs, and was visible down to wavelengths of 170
nm on as-grown GS-MBE material and down to 140 nm on
RCA-cleaned GS-MBE material. The AFM cantilever scan-
ning effects, observed as vertical and horizontal lines in the
higher frequency bands on Fig. 6, ultimately limited detec-
tion of such roughness. Enhanced roughness in the troughs
of the cross-hatching pattern was observed on as-grown UL-
PCVD material down to correlation lengths of 390 nm and
there was no change in the minimum correlation length at
which the periodic roughness was visible following RCA
cleaning.
The cross-wafer variation in roughness was investigated
using the optical surface profiler. Although the lateral reso-
lution of the profiler is reduced compared with the AFM due
to its lower sampling frequency, the technique is more effi-
cient for obtaining large numbers of measurements and is
thus useful for identifying trends. Profiler measurements
were therefore performed from the wafer center to wafer
edge on the segments of GS-MBE and ULPCVD material
subjected to the most aggressive oxidation (O2_high!. The
results in Fig. 7 indicate that although the radial variation in
roughness on the GS-MBE material was negligible, there is a
clear deviation of approximately 3 nm in rms roughness be-
tween the wafer center and wafer edge on the ULPCVD
material. AFM measurements were intentionally performed
in locations incorporating both of these regions. Therefore
for the ULPCVD material, the range of roughness values
observed by AFM is likely to be caused by the radial trend.
However, the increased variation in roughness measured by
AFM on the GS-MBE material is not a result of any radial
trend. The larger dominant cross-hatch period of the UL-
FIG. 7. Cross-wafer variation in roughness on GS-MBE and ULPCVD
samples oxidized with the O2_high condition (800 °C, 120 min! measured
by the optical surface profiler. Measurements on GS-MBE material are de-
noted by crosses, measurements on ULPCVD material are denoted by dia-
monds.Downloaded 18 Jul 2002 to 128.240.229.6. Redistribution subject tPCVD material led to a closer agreement with roughness
measurements carried out using the AFM.
IV. DISCUSSION
Two types of Si/SiGe material with significantly differ-
ing as-grown surface roughness have been used to investi-
gate the effect of MOSFET processing on material used for
strained Si/SiGe surface channel devices. The results demon-
strate that certain processes generally affect all Si/SiGe ma-
terial, regardless of growth method, whereas other responses
appeared to have been more specific to material growth type.
Increased surface roughness was observed following high
temperature processing steps on both GS-MBE material and
ULPCVD material. Despite the reduction in as-grown cross-
hatch severity and periodicity of ULPCVD material, the pro-
cessed material was found to display greater increases in
roughness at shorter correlation lengths compared with the
GS-MBE material. Oxidation highlighted the differing mate-
rial growth-dependent reactions of the surface morphology.
GS-MBE surface roughness increases with increasing oxida-
tion thermal budget @Figs. 2 and 4~a!#, whereas the degrada-
tion of ULPCVD material did not appear to be dependent on
the oxidation thermal budget @Fig. 4~b!#. Overall the rough-
ness at shorter wavelengths was more marked on thermally
oxidized ULPCVD material than on equivalent GS-MBE
material. These results contrasted with the nitrogen annealed
ULPCVD samples, where the surface morphology degraded
with higher annealing temperatures, having enhanced rough-
ness at shorter correlation lengths ~Fig. 5!. Further, the sur-
face roughness of the thermally processed ULPCVD material
appeared to be dominated by shorter correlation lengths
compared with those on thermally treated GS-MBE samples
~Figs. 4 and 5!. Since carrier transport is highly dependent on
the roughness correlation length in addition to roughness am-
plitude, this suggests that superior performance of surface
channel HNMOSFET devices cannot be assumed from UL-
PCVD material, despite the improved as-grown morphology.
The morphological changes which occurred during
HNMOSFET processing therefore highlight the need to as-
sess the quality of processed Si/SiGe material rather than
as-grown material. In addition, the change in rms roughness
values following oxidation and annealing on ULPCVD ma-
terial were statistically insignificant due to the dominance of
the cross-hatching roughness, indicating the inadequacy of
relying on roughness measurements alone in analyzing inter-
face morphology.
Roughness wavelength filtering techniques enabled the
roughness to be studied at correlation lengths below the
dominating low frequency cross-hatching component. The
identification of shorter wavelength roughness in the regions
of the deep troughs of the cross-hatch pattern established that
the roughness was nonuniform over the cross-hatch period
~Fig. 6!. This roughness was visible down to smaller wave-
lengths for as-grown GS-MBE material compared with UL-
PCVD material. Since cantilever scanning artifacts reduced
the resolution of the AFM images, it is likely that the rough-
ness is present at even smaller wavelengths than those de-
tected, such as those affecting carrier transport, providingo AIP license or copyright, see http://ojps.aip.org/japo/japcr.jsp
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inability to detect the roughness at equivalent correlation
lengths on ULPCVD material may be attributed to the re-
duced cross-hatching roughness compared with GS-MBE
material, or from the lower signal to noise ratio on the fil-
tered ULPCVD images. Following RCA cleaning, the
orientation-dependent roughness was observed down to
slightly shorter wavelengths than on as-grown GS-MBE ma-
terial. Therefore, while RCA cleaning has been shown to
reduce cross-hatching and microroughness, the effect on
shorter wavelength roughness along the cross-hatching direc-
tion may also be an important factor in the performance and
electrical uniformity of HNMOSFET devices. The sample
subjected to the 800 °C oxidation for 60 min (O2_medium!
did not display any change in the correlation length of rough-
ness in the regions of the deep troughs, and high levels of
randomly orientated microroughness on the GS-MBE mate-
rial oxidized at 800 °C for 120 min (O2_high!, and all ther-
mally treated ULPCVD samples prevented detection of such
roughness on these samples. The importance of filtering
techniques in assessing Si/SiGe material quality has thus
been highlighted since the roughness is not apparent using
conventional AFM imaging.
The present finding that improved strained Si surface
roughness in terms of both the dominant cross-hatching and
microroughness on cross-hatch peaks following RCA clean-
ing contrasts Czochralski Si, where an increase in micro-
roughness with similar RCA cleaning has been
reported.23,25,26 The increase in microroughness on un-
strained Si is considered to originate from point defects.23,26
It is likely that a higher defect density on strained Si causes
the increased microroughness of strained Si compared with
Czochralski Si. Minimizing the defect density in addition to
optimizing the RCA cleaning procedure may assist in reduc-
ing the strained Si microroughness further, including that
along the cross-hatching direction. Reducing the NH4OH
concentration has been found to minimize surface roughness
while yielding a negligible impact on the electrical oxide
quality of unstrained Si.23,27 Such adjustments could prove
particularly valuable since the roughness correlation length
at which the roughness reaches a constant value has been
shown to increase with prolonged RCA1 cleaning.28 Indeed,
for Si/SiGe structures the amount of material removed dur-
ing cleaning must be considered in the epitaxial layer design.
Modifications to the DI rinse carried out between RCA1
and RCA2 may also assist in reducing the surface
microroughness.23
It has been reported that SiGe is removed preferentially
compared with Si during RCA cleaning.29,30 This is thought
to arise from the chemical bonds at surface defect sites being
weaker than those of perfect bond sites, and the association
of higher defect concentrations with higher Ge ratios in
SiGe.30 Rapid etching of Ge atoms present on an upper sur-
face layer has additionally been identified as an explanation
for the enhanced reaction rate during RCA cleaning.30 On the
account that cross-hatching reduces following RCA cleaning,
this suggests that an increase in the segregated Ge concen-
tration is present on the cross-hatch peaks of Si/SiGe mate-Downloaded 18 Jul 2002 to 128.240.229.6. Redistribution subject trial. Further, the RCA etch rate may be dependent on strain,
which varies across the cross-hatch period.
The results presented above indicate that the effect of
oxidizing strained Si contrasts with unstrained Si, which
smoothes after an initial roughening stage.31–34 Several fac-
tors have been proposed that may influence the Si/SiO2 in-
terface roughness of unstrained Si, including the crystallo-
graphic orientation of the Si surface, local stress at the
Si/SiO2 interface, wafer polishing methods, and defect den-
sity, in addition to the precise oxidation and pre-oxidation
cleaning conditions.31,33,35 These factors are also likely to
influence the surface roughness of strained Si following oxi-
dation. Furthermore, the effects of oxidation on interface
roughening have been found to be particularly prominent on
rough start material.31,33
Local regions of stress at Si/SiO2 interface irregularities
may also cause roughness. Thermal oxide is compressively
strained, whereas Si is under tensile strain at the Si/SiO2
interface. For dry oxidation, viscous flow is at
950– 1000 °C.33 If the oxide growth temperature exceeds the
viscous flow temperature, continuous stress relief occurs dur-
ing oxidation. However, the oxidations carried out in the
present study were below the point of viscous flow, therefore
there is no viscous flow and no interfacial stress relief at
surface irregularities. The presence of strain at interface ir-
regularities such as defects causes fluctuating oxidation reac-
tion rates and consequently Si/SiO2 interface roughness.
Since the Si/SiGe start material in the current study is inten-
tionally strained and displays enhanced microroughness
compared with unstrained material, the oxidation rates and
thus the final interface roughness is likely to vary to a greater
extent than on unstrained Si, as observed. On a larger scale,
it is possible that variation in strain across the cross-hatch
period could give rise to a variation in oxidation along the
cross-hatch period.
Decomposition of surface oxide when wafers are heated
to high temperatures in low partial pressures can also cause
Si/SiO2 interface roughness. The oxide is removed by a
Si/SiO2 reaction that produces volatile SiO which can etch
the Si surface.35 It has been proposed that defect sites in
unstrained Si cause decomposition of thin oxides by the de-
fects acting as nucleation centers.33 The degradation of
strained Si even for relatively long oxidation periods again
may be attributed to a high defect density of strained Si.
Further, the ease at which the ULPCVD material degraded in
the present experiments compared with the GS-MBE mate-
rial may be indicative of a higher defect density in ULPCVD
material. Alternatively, a lower oxidation rate of strained Si
compared with unstrained Si could result in oxide growth
being unable to pass the initial linear oxidation stage associ-
ated with enhanced roughness.
Wet and plasma oxidation of SiGe have been reported to
occur at a faster rate than Si.36–39 Although dry oxidation
may have different mechanisms governing the growth of thin
oxides of SiGe,40 the increase in strained Si microroughness
following oxidation may have originated from Ge clusters
present in the Si surface layer as a result of segregation.
Therefore contrary to conventional Si CMOS, reduced ther-
mal budget oxidations commensurate with device scalingo AIP license or copyright, see http://ojps.aip.org/japo/japcr.jsp
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scattering in strained Si/SiGe surface channel HNMOSFETs.
The increase in ULPCVD material surface roughness at
short correlation lengths after annealing in N2 is important
and demonstrates that the surface morphology of strained Si
is primarily affected by thermal budget as opposed to ambi-
ent. The roughening of the Si/SiGe material during high tem-
perature processes could be a consequence of the Ge ions
reorganizing towards a minimum surface energy configura-
tion at temperatures not experienced by material grown at
such low temperatures, as used here. The reorganization of
Ge at high thermal budgets is also likely to be highly rel-
evant for high temperature inert annealing stages, and agrees
with the similarity between the roughening observed in N2
and O2 ambients presented above.
While severe degradation to both types of Si/SiGe ma-
terial were evident as a result of thermal processing, the im-
proved strained Si morphology following low temperature
RCA cleaning was notable. Since high temperature process-
ing is not required for MODFET fabrication, no increase in
the surface roughness of Si/SiGe MODFET structures is an-
ticipated. Thus the ability to maintain the Si/SiGe morphol-
ogy following MODFET device processing could be a key
factor in the successful performance of Si/SiGe MODFETs.
Oxidation and annealing induced surface roughening on
strained Si will additionally influence the quality of silicides
formed on the source and drain regions. In order to achieve
extrinsic as well as intrinsic performance gains in surface
channel HNMOSFET devices, it is likely that higher tem-
perature material growth, which has to date lead to the most
promising strained Si/SiGe HNMOSFET performance8 or
use of chemical mechanical polishing ~CMP! on the SiGe
VS13,41 may be beneficial. Since surface channel HNMOS-
FET devices require only enough strain to split the conduc-
tion bands, it is anticipated that reducing the alloy composi-
tion to a much lower Ge content ~e.g., ;15%! could yield
improved device performance arising from enhanced mate-
rial properties without the difficulties relating to high tem-
perature processing of high alloy composition material.
V. SUMMARY
The GS-MBE and ULPCVD material in the present
study were found to exhibit the characteristic cross-hatching
pattern associated with relaxed SiGe alloys. CVD material
displayed vastly improved as-grown morphology compared
with MBE material, but was found to be more susceptible to
increased surface microroughness from high thermal budget
processing than MBE material, suggesting that it is unsuit-
able to use unprocessed Si/SiGe material quality in terms of
cross-hatching roughness as an indicator for strained Si/SiGe
MOSFET device performance. The increase in strained Si
surface roughness at small lateral length scales resulted from
high thermal budget processing in both O2 and N2 ambients.
Low temperature RCA cleaning was found to significantly
reduce both the cross-hatching roughness and the large cross-
wafer variation in roughness on CVD and MBE Si/SiGe ma-
terial, in addition to lowering the microroughness of GS-
MBE strained Si material.Downloaded 18 Jul 2002 to 128.240.229.6. Redistribution subject tRoughening measurements on strained Si/SiGe material
were found to be sensitive to sampling frequency and iden-
tification of small-scale roughness along the deep cross-hatch
troughs required AFM image filtering. A small increase in
cross-hatching was observed towards the wafer edge on the
CVD material, whereas no radial trend in roughness could be
detected on MBE material.
The closer agreement between experimental I – V data
for strained Si/SiGe n-channel MODFETs and theory com-
pared with strained Si/SiGe n-channel MOSFETs is consid-
ered to be due to the differences in the fabrication process;
since MODFETs do not require high temperature processing,
such devices avoid increased surface roughness. Reducing
the alloy composition, CMP, lower thermal budget MOS
processing and increasing the material growth temperature
may promote robustness of strained Si/SiGe material during
fabrication, yielding greater performance advantages of sur-
face channel HNMOSFET devices.
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